|
|
S |
C |
V |
V |
V |
V |
V |
V |
V |
|
G |
|
|
|
|
R |
|
C |
C |
D |
L |
|
|
|
M |
|
|
|
|
I |
L |
|
|
|
|
L |
|
E |
R |
M |
C |
C |
O |
L |
|
|
|
|
O |
O |
|
|
T |
T |
R |
|
|
T |
|
|
|
|
M |
|
|
O |
O |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
T |
T |
T |
|
|
P |
P |
O |
|
|
|
H |
O |
O |
O |
D |
D |
|
|
|
|
|
S |
O |
|
|
|
|
|
|
|
|
|
|
D |
|
D |
|
D |
|
D |
|
M |
|
T |
|
B |
|
B |
|
B |
|
|
|
B |
|
B |
|
B |
|
B |
|
B |
|
P |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Source | F21B0 |
---|---|
W1_INDDB_SIOLOGIC | 1 |
Default value: 8'b00000000
BOOTADDR[0] | F46B1 |
BOOTADDR[1] | F48B1 |
BOOTADDR[2] | F50B1 |
BOOTADDR[3] | F54B1 |
BOOTADDR[4] | F56B1 |
BOOTADDR[5] | F58B1 |
BOOTADDR[6] | F60B1 |
BOOTADDR[7] | F62B1 |
Default value: 7'b0000000
IOLOGICB.DELAY.DEL_VALUE[0] | F10B0 |
IOLOGICB.DELAY.DEL_VALUE[1] | F9B0 |
IOLOGICB.DELAY.DEL_VALUE[2] | F8B0 |
IOLOGICB.DELAY.DEL_VALUE[3] | F7B0 |
IOLOGICB.DELAY.DEL_VALUE[4] | F6B0 |
IOLOGICB.DELAY.DEL_VALUE[5] | F5B0 |
IOLOGICB.DELAY.DEL_VALUE[6] | F4B0 |
Default value: NONE
Value | F40B1 |
---|---|
NONE | 0 |
USRMCLK | 1 |
Default value: CEMUX
Value | F64B0 |
---|---|
CEMUX | - |
1 | 1 |
Default value: INV
Value | F3B0 |
---|---|
CE | 1 |
INV | - |
Default value: CEMUX
Value | F41B0 |
---|---|
CEMUX | - |
1 | 1 |
Default value: 0
Value | F19B0 | F20B0 |
---|---|---|
0 | - | - |
CLK | 1 | - |
INV | 1 | 1 |
Default value: 0
Value | F42B0 | F43B0 |
---|---|---|
0 | - | - |
CLK | 1 | - |
INV | 1 | 1 |
Default value: DISABLED
Value | F44B0 |
---|---|
DISABLED | - |
ENABLED | 1 |
Default value: DISABLED
Value | F39B0 |
---|---|
DISABLED | - |
ENABLED | 1 |
Default value: FF
Value | F31B0 |
---|---|
FF | - |
LATCH | 1 |
Default value: RESET
Value | F17B0 |
---|---|
RESET | - |
SET | 1 |
Default value: ENABLED
Value | F12B0 |
---|---|
DISABLED | 1 |
ENABLED | - |
Default value: 1
Value | F37B0 |
---|---|
LOADN | 1 |
1 | - |
Default value: 0
Value | F22B0 |
---|---|
0 | - |
LSRMUX | 1 |
Default value: INV
Value | F32B0 |
---|---|
INV | - |
LSR | 1 |
Default value: 0
Value | F45B0 |
---|---|
0 | - |
LSRMUX | 1 |
Default value: IREG_OREG
Value | F26B0 | F41B0 | F64B0 |
---|---|---|---|
NONE | - | - | - |
IREG_OREG | - | - | - |
IDDRX1_ODDRX1 | 1 | 1 | 1 |
Default value: FF
Value | F68B0 |
---|---|
FF | - |
LATCH | 1 |
Default value: RESET
Value | F40B0 |
---|---|
RESET | - |
SET | 1 |
Default value: ASYNC
Value | F2B0 |
---|---|
ASYNC | - |
LSR_OVER_CE | 1 |
Default value: FF
Value | F67B0 |
---|---|
FF | - |
LATCH | 1 |
Default value: RESET
Value | F56B0 |
---|---|
RESET | - |
SET | 1 |
Default value: 127
Value | F34B1 | F36B1 | F38B1 | F40B1 |
---|---|---|---|---|
2 | 1 | 1 | 1 | 1 |
3 | 1 | 1 | 1 | 1 |
4 | 1 | 1 | 1 | 1 |
5 | 0 | 1 | 1 | 1 |
6 | 0 | 1 | 1 | 1 |
7 | 0 | 1 | 1 | 1 |
8 | 0 | 1 | 1 | 1 |
9 | 1 | 0 | 1 | 1 |
10 | 1 | 0 | 1 | 1 |
11 | 1 | 0 | 1 | 1 |
12 | 1 | 0 | 1 | 1 |
13 | 0 | 0 | 1 | 1 |
14 | 0 | 0 | 1 | 1 |
15 | 0 | 0 | 1 | 1 |
16 | 0 | 0 | 1 | 1 |
17 | 1 | 1 | 0 | 1 |
18 | 1 | 1 | 0 | 1 |
19 | 1 | 1 | 0 | 1 |
20 | 1 | 1 | 0 | 1 |
21 | 0 | 1 | 0 | 1 |
22 | 0 | 1 | 0 | 1 |
23 | 0 | 1 | 0 | 1 |
24 | 0 | 1 | 0 | 1 |
25 | 1 | 0 | 0 | 1 |
26 | 1 | 0 | 0 | 1 |
27 | 1 | 0 | 0 | 1 |
28 | 1 | 0 | 0 | 1 |
29 | 0 | 0 | 0 | 1 |
30 | 0 | 0 | 0 | 1 |
31 | 0 | 0 | 0 | 1 |
32 | 0 | 0 | 0 | 1 |
33 | 0 | 0 | 0 | 1 |
34 | 1 | 1 | 1 | 0 |
35 | 1 | 1 | 1 | 0 |
36 | 1 | 1 | 1 | 0 |
37 | 1 | 1 | 1 | 0 |
38 | 0 | 1 | 1 | 0 |
39 | 0 | 1 | 1 | 0 |
40 | 0 | 1 | 1 | 0 |
41 | 0 | 1 | 1 | 0 |
42 | 1 | 0 | 1 | 0 |
43 | 1 | 0 | 1 | 0 |
44 | 1 | 0 | 1 | 0 |
45 | 1 | 0 | 1 | 0 |
46 | 0 | 0 | 1 | 0 |
47 | 0 | 0 | 1 | 0 |
48 | 0 | 0 | 1 | 0 |
49 | 0 | 0 | 1 | 0 |
50 | 1 | 1 | 0 | 0 |
51 | 1 | 1 | 0 | 0 |
52 | 1 | 1 | 0 | 0 |
53 | 1 | 1 | 0 | 0 |
54 | 0 | 1 | 0 | 0 |
55 | 0 | 1 | 0 | 0 |
56 | 0 | 1 | 0 | 0 |
57 | 0 | 1 | 0 | 0 |
58 | 1 | 0 | 0 | 0 |
59 | 1 | 0 | 0 | 0 |
60 | 1 | 0 | 0 | 0 |
61 | 1 | 0 | 0 | 0 |
62 | 0 | 0 | 0 | 0 |
63 | 0 | 0 | 0 | 0 |
64 | 0 | 0 | 0 | 0 |
65 | 0 | 0 | 0 | 0 |
66 | 0 | 0 | 0 | 0 |
67 | 1 | 1 | 1 | 0 |
68 | 1 | 1 | 1 | 0 |
69 | 1 | 1 | 1 | 0 |
70 | 1 | 1 | 1 | 0 |
71 | 1 | 1 | 1 | 0 |
72 | 1 | 1 | 1 | 0 |
73 | 1 | 1 | 1 | 0 |
74 | 1 | 1 | 1 | 0 |
75 | 0 | 1 | 1 | 0 |
76 | 0 | 1 | 1 | 0 |
77 | 0 | 1 | 1 | 0 |
78 | 0 | 1 | 1 | 0 |
79 | 0 | 1 | 1 | 0 |
80 | 0 | 1 | 1 | 0 |
81 | 0 | 1 | 1 | 0 |
82 | 0 | 1 | 1 | 0 |
83 | 1 | 0 | 1 | 0 |
84 | 1 | 0 | 1 | 0 |
85 | 1 | 0 | 1 | 0 |
86 | 1 | 0 | 1 | 0 |
87 | 1 | 0 | 1 | 0 |
88 | 1 | 0 | 1 | 0 |
89 | 1 | 0 | 1 | 0 |
90 | 1 | 0 | 1 | 0 |
91 | 0 | 0 | 1 | 0 |
92 | 0 | 0 | 1 | 0 |
93 | 0 | 0 | 1 | 0 |
94 | 0 | 0 | 1 | 0 |
95 | 0 | 0 | 1 | 0 |
96 | 0 | 0 | 1 | 0 |
97 | 0 | 0 | 1 | 0 |
98 | 0 | 0 | 1 | 0 |
99 | 1 | 1 | 0 | 0 |
100 | 1 | 1 | 0 | 0 |
101 | 1 | 1 | 0 | 0 |
102 | 1 | 1 | 0 | 0 |
103 | 1 | 1 | 0 | 0 |
104 | 1 | 1 | 0 | 0 |
105 | 1 | 1 | 0 | 0 |
106 | 1 | 1 | 0 | 0 |
107 | 0 | 1 | 0 | 0 |
108 | 0 | 1 | 0 | 0 |
109 | 0 | 1 | 0 | 0 |
110 | 0 | 1 | 0 | 0 |
111 | 0 | 1 | 0 | 0 |
112 | 0 | 1 | 0 | 0 |
113 | 0 | 1 | 0 | 0 |
114 | 0 | 1 | 0 | 0 |
115 | 1 | 0 | 0 | 0 |
116 | 1 | 0 | 0 | 0 |
117 | 1 | 0 | 0 | 0 |
118 | 1 | 0 | 0 | 0 |
119 | 1 | 0 | 0 | 0 |
120 | 1 | 0 | 0 | 0 |
121 | 1 | 0 | 0 | 0 |
122 | 1 | 0 | 0 | 0 |
123 | 0 | 0 | 0 | 0 |
124 | 0 | 0 | 0 | 0 |
125 | 0 | 0 | 0 | 0 |
126 | 0 | 0 | 0 | 0 |
127 | 0 | 0 | 0 | 0 |
Default value: NONE
Value | F42B1 |
---|---|
NONE | 0 |
OSCG | 1 |
Default value: NONE
Value | F0B1 | F1B1 | F2B1 | F5B1 | F7B1 | F11B1 | F12B1 | F13B1 | F14B1 | F23B1 | F54B0 | F55B0 |
---|---|---|---|---|---|---|---|---|---|---|---|---|
NONE | - | - | - | - | - | - | - | - | - | - | - | - |
BIDIR_LVCMOS12 | 1 | - | 1 | - | 1 | - | - | - | - | - | 1 | 1 |
INPUT_LVCMOS12 | 1 | - | 1 | - | 1 | - | - | - | - | - | - | - |
OUTPUT_LVCMOS12 | - | - | - | 1 | 1 | - | - | - | - | - | 1 | 1 |
BIDIR_LVCMOS15 | - | - | - | 1 | - | - | - | - | - | 1 | 1 | 1 |
INPUT_LVCMOS15 | - | - | - | - | 1 | - | - | - | - | - | - | - |
OUTPUT_LVCMOS15 | - | - | - | 1 | 1 | - | - | - | - | - | 1 | 1 |
BIDIR_LVCMOS18 | - | - | - | - | 1 | - | - | - | - | - | 1 | 1 |
INPUT_LVCMOS18 | - | - | - | - | 1 | - | - | - | - | - | - | - |
OUTPUT_LVCMOS18 | - | - | - | 1 | 1 | - | - | - | - | - | 1 | 1 |
BIDIR_LVCMOS25 | 1 | 1 | - | - | 1 | 1 | - | - | - | - | 1 | 1 |
INPUT_LVCMOS25 | 1 | 1 | - | - | 1 | 1 | - | - | - | - | - | - |
OUTPUT_LVCMOS25 | - | - | - | 1 | 1 | - | - | - | - | - | 1 | 1 |
BIDIR_LVCMOS33 | 1 | 1 | 1 | - | 1 | 1 | 1 | 1 | 1 | - | 1 | 1 |
BIDIR_LVTTL33 | 1 | 1 | 1 | - | 1 | 1 | 1 | 1 | 1 | - | 1 | 1 |
INPUT_LVCMOS33 | 1 | 1 | 1 | - | 1 | 1 | - | - | - | - | - | - |
INPUT_LVTTL33 | 1 | 1 | 1 | - | 1 | 1 | - | - | - | - | - | - |
OUTPUT_LVCMOS33 | - | - | - | 1 | 1 | - | 1 | 1 | 1 | - | 1 | 1 |
OUTPUT_LVTTL33 | - | - | - | 1 | 1 | - | 1 | 1 | 1 | - | 1 | 1 |
Value | F7B1 |
---|---|
OFF | 0 |
ON | 1 |
Default value: PADDO
Value | F50B0 |
---|---|
IOLDO | 1 |
PADDO | - |
Default value: PADDO
Value | F51B0 |
---|---|
IOLDO | 1 |
PADDO | - |
Value | F12B1 | F13B1 | F14B1 | F15B1 | F16B1 |
---|---|---|---|---|---|
4 | 0 | 0 | 1 | 1 | 1 |
8 | 1 | 1 | 1 | 0 | 0 |
12 | 0 | 0 | 0 | 1 | 0 |
16 | 1 | 1 | 1 | 1 | 0 |
Default value: OFF
Value | F11B1 |
---|---|
OFF | 0 |
ON | 1 |
Value | F7B1 | F12B1 | F13B1 | F14B1 | F23B1 |
---|---|---|---|---|---|
OFF | 1 | 1 | 1 | 1 | 0 |
ON | 0 | 0 | 0 | 0 | 1 |
Default value: DOWN
Value | F5B1 | F6B1 |
---|---|---|
NONE | 1 | 0 |
DOWN | 0 | 0 |
UP | 1 | 1 |
Default value: SLOW
Value | F22B1 |
---|---|
FAST | 1 |
SLOW | 0 |
Default value: PADDT
Value | F59B0 |
---|---|
IOLTO | 1 |
PADDT | - |
Default value: DISABLE
Value | F64B1 |
---|---|
DISABLE | - |
ENABLE | 1 |
Default value: OFF
Value | F44B1 |
---|---|
OFF | - |
ON | 1 |
Source | Sink | |
---|---|---|
W5_JPADDI_CCLK | → | N1_JF5 |
N1_JA4 | → | W5_JPADDO_CCLK |
N1_JB4 | → | W5_JPADDT_CCLK |